index
:
verilog-spi.git
main
My attempt at a Verilog SPI controller module
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
spi_tb.v
Age
Commit message (
Expand
)
Author
2022-10-28
Initial commit
Alexis Hovorka