index
:
verilog-spi.git
main
My attempt at a Verilog SPI controller module
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
.gitignore
blob: 0545d5d63a94531a8d7a936af2d034b1c0eef7b9 (
plain
)
1
2
*.vvp *.vcd
