Makefile


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

TESTBENCH := spi_tb
VCDFILE := main.vcd

.PHONY: all clean

all: $(VCDFILE)

clean:
	rm -rf $(TESTBENCH).vvp $(VCDFILE)

$(VCDFILE): $(TESTBENCH).vvp
	vvp $(TESTBENCH).vvp

$(TESTBENCH).vvp: $(wildcard *.v)
	iverilog -o $@ $^