index
:
verilog-spi.git
main
My attempt at a Verilog SPI controller module
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Mode
Name
Size
-rw-r--r--
.gitignore
12
log
plain
-rw-r--r--
Makefile
226
log
plain
-rw-r--r--
spi_controller.v
1344
log
plain
-rw-r--r--
spi_tb.v
959
log
plain